国产精品婷婷久久久久久,国产精品美女久久久浪潮av,草草国产,人妻精品久久无码专区精东影业

關(guān)于fpga的畢設(shè)論文英文翻譯文獻(xiàn)(外文原文+中文翻譯).doc

約21頁(yè)DOC格式手機(jī)打開(kāi)展開(kāi)

關(guān)于fpga的畢設(shè)論文英文翻譯文獻(xiàn)(外文原文+中文翻譯),[1] using fpga technology towards the design of an adaptive fault tolerant frameworkerdogan, sevki (university of hawaii); gersting, judith l.; shaneyfelt, ted;...
編號(hào):8-270360大小:110.00K
分類: 論文>外文翻譯

內(nèi)容介紹

此文檔由會(huì)員 wanli1988go 發(fā)布

[1] Using FPGA technology towards the design of an adaptive fault tolerant framework
Erdogan, Sevki (University of Hawaii); Gersting, Judith L.; Shaneyfelt, Ted; Duke, Eugene L. Source: Conference Proceedings - IEEE International Conference on Systems, Man and Cybernetics, v 4, IEEE Systems, Man and Cybernetics Society, Proceedings - 2005 International Conference on Systems, Man and Cybernetics, 2005, p 3823-3827
ISSN: 1062-922X CODEN: PICYE3
Conference: IEEE Systems, Man and Cybernetics Society, Proceedings - 2005 International Conference on Systems, Man and Cybernetics, Oct 10-12 2005, Waikoloa, HI, United States Sponsor: IEEE Systems, Man and Cybernetics Society
Publisher: Institute of Electrical and Electronics Engineers Inc.

Abstract: In this paper we propose architecture for a Reconfigurable, Adaptive, Fault-Tolerant (RAFT) framework for application in real time systems with require multiple levels of redundancy and protection. Typical application environments include distributed processing, fault-tolerant computation, and mission and safety-critical systems. The framework uses Field Programmable Gate Array (FPGA) technologies with on the fly partial programmability achieving reconfiguration of a system component when the existing components fail or to provide extra reliability as required in the specification. The framework proposes the use an array of FPGA devices to implement a system that, after detecting an error caused by a fault, can adaptively reconfigure itself


摘要1:
本文目的是提出構(gòu)建一個(gè)有自適應(yīng)和容錯(cuò)(筏)性質(zhì)的框架,它應(yīng)用在需要多層次的冗余保護(hù)的實(shí)時(shí)系統(tǒng), 典型應(yīng)用環(huán)境包括分布式處理,容錯(cuò)計(jì)算,和任務(wù)與安全至關(guān)重要的系統(tǒng). 該框架采用了現(xiàn)場(chǎng)可編程門陣列( FPGA )技術(shù)的飛局部可編程功能實(shí)現(xiàn)重構(gòu)系統(tǒng)組件,當(dāng)現(xiàn)有的組件損壞或未能提供額外可靠性所要求的規(guī)格時(shí),可以重構(gòu)系統(tǒng). 該框架提出使用一組現(xiàn)場(chǎng)可編程門陣列器件實(shí)現(xiàn)一種系統(tǒng), 這種系統(tǒng) 經(jīng)過(guò)檢測(cè)一個(gè)錯(cuò)誤所造成的過(guò)失,可通過(guò)自適應(yīng)重構(gòu)實(shí)現(xiàn)容錯(cuò). 在現(xiàn)場(chǎng)可編程門陣列中,通過(guò)定義了一種系統(tǒng)模式,使對(duì)系統(tǒng)用戶定義不同級(jí)別的可靠性選擇,提供一個(gè)監(jiān)督層的系統(tǒng)工程師,使其提供越來(lái)越廣泛地成為一個(gè)低成本的開(kāi)發(fā)。